Configuring Motor Brake
MPI’s Brake functionality allows you to set a time delay when releasing and applying a brake as you are enabling and disabling the axis. See Motor Brake (brake enable/disable delay) for more information.
To use the motor brake functionality on an S200 drive, you must properly configure the I/O.
|
- FPGA
The S200 drive's FPGA C0FE0036 defines Brake I/O as:
Dedicated In 1 - Brake Applied
Dedicated Out 1 - Brake Release
See Drive FPGA Table: Kollmorgen S200.
- Hardware Pinout Connection
Use S200: J13 Discrete I/O Connector-OOUT1 for proper hardware wiring configuration.
- Brake Configuration through Motion Console
The motor brake option will be listed under the Motor I/O tab of the I/O Summary Window. Select OOUT1's type to Brake.
- Under the Config tab of the Motor Summary window, configure the Brake, as shown below.
|
Previous | Next
|