. |
ZMP Host Bus InterfaceData bussing between ZMP controllers and hosting computers is similar in all cases, regardless of the operating system. The host communicates with the ZMP using direct memory reads/writes over a 64-bit bus. The full DSP internal memory (128k bytes), external SRAM, and FLASH memory are accessible to the host, in a 64-bit flat memory window of 16MB of SDRAM/133MHz in the PCI memory map. The host bus interface includes system registers for host control of Reset, Write, and Interrupt enables, system configuration, control and status.
|
| | Copyright © 2001-2021 Motion Engineering |