QMP Host Bus Interface

Data bussing between QMP controllers and hosting computers is similar in all cases, regardless of the operating system. The host communicates with the QMP using direct memory reads/writes over a 64-bit bus. The full QMP internal memory is accessible to the host through the PCI memory map. The host bus interface includes system registers for host control of Reset, Write, and Interrupt enables, system configuration, control and status.