ADC Sample Period

The ADC Sample Period is the maximum time required to sample all enabled analog inputs (ADC channels).

RMB-10V2-SynqNet ADC channels are normally sampled once per controller cycle. If the controller cycle is shorter than the ADC period, then the analog inputs are sampled every Nth controller cycle (where N * controller period > ADC period). Inputs are sampled sequentially, starting with channel 0. The number of inputs to sample can be configured by software. For RMB-10V2-SynqNet, the default is all 4 inputs.

The following calculation determines the ADC Sample Period:

The ADC sample jitter is very small, although there may be some variation between different nodes. The sample time of ADC channel 0 is derived from the node's network timer,
which has very low jitter (+/- 40 nS per cycle typical). Subsequent conversion cycles for channels 1, 2, 3 are delayed by the ADC's "busy" output. This is expected to be very consistent (+/- 100 nS per conversion) on any given RMB-10V2-SynqNet, but may vary between two different nodes.