Release Note
C0FE002E_xxxx.sff
MPI Version
|
FPGA Version
|
03.01.00
Production Release
|
C0FE002E_0311
|
C0FE002E_0311
|
dedicatedIo
- Expansion of dedicatedIn to 32 bits |
|
|
Reference Number: FP 167 |
|
|
Type: General Change |
|
|
FPGA Version: 0x0311 |
|
|
Description:
Expand the dedicatedIn word from 16 bits to 32 bits and add the
status bits Feedback 0 Fault and Feedback 1 Fault. Note: Although
the FPGAs now supports additional bits, the MPI does not yet enable
them.
|
|
Clearing
driveWatchdogFault and driveChecksumError |
|
|
Reference Number: FP 160 |
|
|
Type: Bug Fix |
|
|
FPGA Version: 0x0311 |
|
|
Problem/Cause:
Clearing the driveWatchdogFault and driveChecksumError required
two service comandsa write to start the clear, and a write
to end the clear. MPI releases prior to the 03.01.00 did not clear
the bits.
|
|
|
Fix/Solution:
Corrected the Drive Watchdog Fault and Drive Checksum Error bits
to clear with a single service command. MPI releases 03.01.00 and
later support this new behavior and clear the bits after a network
reset.
|
|
Set
unused pin default to FLOAT |
|
|
Reference Number: FP 155 |
|
|
Type: General Change |
|
|
FPGA Version: 0x0311 |
|
|
Description:
Set unused pins to FLOAT after the FPGA configuration process. After
a power-on, but prior to FPGA configuration, SynqNet FPGA pins should
be high-impedance outputs.
NOTE: The mode pins can enable internal pullups, but this
is not recommended for SynqNet.
After configuration, unused pins will be high-impedance outputs
with no internal pull-up or pulldown. In earlier versions, unused
pins would default to weak internal pulldowns. This was not ideal
since it could have conflicted with an external pull-up.
|
C0FE002E_0303
|
SqMax
Cyclic Status |
|
|
Reference Number: FP 141 |
|
|
Type: Bug Fix |
|
|
FPGA Version: 0x0303 |
|
|
Problem/Cause:
There was a problem where SqMax NodeStatus cyclic status bits may
have been corrupted after reading some of the FPGA registers (via
the service command). The bits that could have been corrupted are:
analogPowerFault, ioAbort, nodeAlarm, and nodeDisable. This issue
has existed since release x0100.
|
|
|
Fix/Solution:
This problem has been fixed.
|
|
Support
for Multi-Vendor Flash Download |
|
|
Reference Number: FP 140 |
|
|
Type: General Change |
|
|
FPGA Version: 0x0303 |
|
|
Description:
Support has been added for a number of different flash component
vendors. Flash components that are currently supported are:
Vendor
|
PN
|
Size
|
Circuit
|
Atmel
|
AT25F2048N-10SI-2.7 (2MB) |
2MB
|
Bowsprit
|
Atmel
|
AT45DB021B |
2MB
|
Bowsprit
|
Atmel
|
AT45DB041B |
4MB
|
Bowsprit
|
Atmel
|
AT45DB081B |
8MB
|
Bowsprit
|
NEXFLASH
|
NX25P20-VN |
2MB
|
Bowsprit
|
NEXFLASH
|
NX25P40-VN |
4MB
|
Bowsprit
|
SST
|
SST25VF020-20-4C-SA |
2MB
|
Bowsprit
|
SST
|
SST25VF040-20-4C-SA |
4MB
|
Bowsprit
|
STM
|
M25P20-VMN6T |
2MB
|
Bowsprit
|
STM
|
M25P40-VMN6T |
4MB
|
Bowsprit
|
STM
|
M25P80-VMN6T |
8MB
|
Bowsprit
|
Xilinx
|
XC18V02 |
2MB
|
Outrigger
|
|
|
NodeDisable
and analogPowerFault invert |
|
|
Reference Number: FP 139 |
|
|
Type: Bug Fix |
|
|
FPGA Version: 0x0303 |
|
|
Problem/Cause:
There was a problem with the inverted polarity option for the FPGA
inputs nodeDisable and analogPowerFault. Prior to this fix, only
the default polarity was functional. The problem happened because
the hardware invert logic was inserted after the hardware latch
function. Therefore, when "invert" was selected, the input
would typically latch the negated state, and would not report a
fault unless the latch was cleared by a software command. If the
"invert" option was NOT used, the input would function
correctly. This issue did not exist until the x020C release, where
these inputs were first latched.
|
|
|
Fix/Solution:
This problem has been fixed.
|
|
PhaseAdjust
clash |
|
|
Reference Number: FP 137 |
|
|
Type: Bug Fix |
|
|
FPGA Version: 0x0303 |
|
|
Problem/Cause:
There was a problem in the sqPll function of the sqMac. With certain
timing values, one node in the network may have fail to hold lock
and then aborts cyclic operation. For a typical 3-node network,
this timing typically occurred with TxTime set to 95%. Other TxTime
values may fail in other network configurations.
|
|
|
Fix/Solution:
This problem has been fixed.
|
|
24mA
drive for GPIO pins |
|
|
Reference Number: FP 134 |
|
|
Type: General Change |
|
|
FPGA Version: 0x0303 |
|
|
Description:
The drive current of GPIO pins has been increased to +/-24mA. Other
outputs which may drive opto isolators (LED outputs, nodeAlarm,
ampEnable, brakeApplied) were already configured for 24mA drive
current. See individual FPGA specifications for complete details
of I/O characteristics.
|
|
SqMax
rcvDataUnload |
|
|
Reference Number: FP 123 |
|
|
Type: Bug Fix |
|
|
FPGA Version: 0x0303 |
|
|
Problem/Cause:
There was a problem in the receive data unload function of the sqMax.
In certain situations where the packet size did not match the configured
packet size, invalid sqMax outputs were observed to cause "glitches"
in the I/O output signals. The glitches would occur at the transition
from cyclic to asynq operation, but the ioAbort signal would normally
prevent these glitches from reaching external logic.
|
|
|
Fix/Solution:
This problem has been fixed.
|
|
Improved
Secondary Encoder Support |
|
|
Reference Number: FP 109 |
|
|
Type: General Change |
|
|
FPGA Version: 0x0303 |
|
|
Description:
Improvements have been made to the secondary encoder features. These
changes allow the use of encoder faults and capture with secondary
encoders. Secondary feedback for drives has also been added. The
changes are NOT backwards compatible with software releases prior
to 20031222 (secondary encoder feedback is not fully functional
with prior software).
|
|
Improved
ADC Support |
|
|
Reference Number: FP 108 |
|
|
Type: General Change |
|
|
FPGA Version: 0x0303 |
|
|
Description:
Improvements have been made to the ADC features to use the new "nodeIo"
conventions. These changes allow up to 8 ADC channels per node (prior
to this, the default was 1 ADC channel per motor). The changes are
NOT backwards compatible with software releases prior to 20031222
(ADCs are not functional with prior software).
|
|